Microchip MCP3919 24-Bit, 125kSPS, 3-Ch Simultaneous Sample AFE

Technical Specification

Features:

Make: Microchip
Model code: MCP3919
Type: Energy Meter Analog Front End
No. of input: 3
Sampling rate: 125 kSPS Max

Additional info:

Three Simultaneous Sampling A/D Converters Enables 0.1% Typical Active Power Measurement Error over a 10,000:1 Dynamic Range 93.5 dB SINAD, -107 dBc THD 2.7V - 3.6V AVDD, DVDD 4 MHz Maximum Sampling Frequency Oversampling Ratio up to 4096 Ultra Low Power Shutdown Mode with <10 µA Low Drift 1.2V Internal Voltage Reference: 9 ppm/°C Differential Voltage Reference Input Pins Flexible serial interface that includes both SPI and a simple 2-wire interface ideal for polyphase shunt energy meters Phase Delay Compensation with 1 µs Time Resolution Separate Data Ready Pin for Easy Synchronization Individual 24-bit Digital Offset and Gain Error Correction for Each Channel High Gain PGA on Each Channel (up to 32V/V) 16-Bit CRC Checksum and Interrupt Alert Register Map Lock -122 dB Crosstalk between Channels Continuous Read/Write Modes for Minimum Communication Available in 28-Lead QFN and SSOP Packages AEC-Q100 Grade 1

Contact manufacturer Contact manufacturer Datasheet Datasheet

Make	Microchip
Manufacturer	Microchip Technology Inc.
Category	Transmission and Distribution>Electric Meters & Metering Equipment
Model code	MCP3919
Type	Energy Meter Analog Front End
No. of input	3
Sampling rate	125 kSPS Max
Additional info	Three Simultaneous Sampling A/D Converters Enables 0.1% Typical Active Power Measurement Error over a 10,000:1 Dynamic Range 93.5 dB SINAD, -107 dBc THD 2.7V - 3.6V AVDD, DVDD 4 MHz Maximum Sampling Frequency Oversampling Ratio up to 4096 Ultra Low Power Shutdown Mode with <10 µA Low Drift 1.2V Internal Voltage Reference: 9 ppm/°C Differential Voltage Reference Input Pins Flexible serial interface that includes both SPI and a simple 2-wire interface ideal for polyphase shunt energy meters Phase Delay Compensation with 1 µs Time Resolution Separate Data Ready Pin for Easy Synchronization Individual 24-bit Digital Offset and Gain Error Correction for Each Channel High Gain PGA on Each Channel (up to 32V/V) 16-Bit CRC Checksum and Interrupt Alert Register Map Lock -122 dB Crosstalk between Channels Continuous Read/Write Modes for Minimum Communication Available in 28-Lead QFN and SSOP Packages AEC-Q100 Grade 1
Download PDF version Download PDF version